library ieee;
use ieee.std_logic_1164.all;

entity Design_Entity is
    port (
        x : in  std_logic_vector(1 downto 0);
        y : out std_logic
    );
end entity Design_Entity;

architecture structural of Design_Entity is
begin
    y <= x(0) and x(1);
end architecture structural;
